onsemi MC100LVE222FAG

Clock Fanout Buffer, 1:15 Differential, ÷1 / ÷2, 3.3 V / 5.0 V

Low Skew Clock Driver, 100LVE Series, 15 True Output(s), 0 Inverted Output(s), ECL, PQFP52

MC100LVE222 Series 1.5GHz 5.25V ECL 1:15 Differential ÷1/÷2 Clock Driver-LQFP-52

MC100LVE222FAG, CLOCK DRIVER LVECL, LVPECL ECL 2-INPUT, 52-PIN LQFP

Clock Distribution ICs BBG ECLClock Driver Differential

100LVE QUAD Surface Mount ECL Clock Fanout Buffer (Distribution), Divider, Multiplexer IC -40C~85C 1.5GHz 0.05ns 2.42V

Clock Generator / Distributor Logic IC; Logic Type:Clock Distribution; Logic Family:100LVE; Logic Base Number:100222; Frequency Max:1.5GHz; No. of Outputs:15; Output Type:ECL/PECL; Supply Voltage Min:3V; Supply Voltage Max:5.25V ;RoHS Compliant: Yes

The MC100LVE222 is a low skew 1:15 differential w1/w2 ECL fanout buffer designed with clock distribution in mind. The LVECL/LVPECL input signal pairs can be differential or used single-ended (with VBB output reference bypassed and connected to the unused input of a pair). Either of two fully differential clock inputs may be selected. Each of the four output banks of 2 3 4 and 6 differential pairs may be independently configured to fanout 1X or 1/2X of the input frequency. The LVE222 specifically guarantees low output to output skew. Optimal design layout and processing minimize skew within a device and from lot to lot. The fsel pins and CLK_Sel pin are asynchronous control inputs. Any changes may cause indeterminate output states requiring a MR pulse to resynchronize any 1/2X outputs. To ensure that the tight skew specification is realized both sides of any differential output pair need to be terminated identically even if only one side is being used. When fewer than all fifteen pairs are used identically terminate all the output pairs on the same package side whether used or unused. If no outputs on a side are used then leave all these outputs open (unterminated). This will maintain minimum output skew. Failure to do this will result in a 10-20 ps loss of skew margin (propagation delay) in the output(s) in use. The MC100LVE222 as with most ECL devices can be operated from a positive VCC supply in PECL mode. This allows the LVE222 to be used for high performance clock distribution in +3.3 V systems. Designers can take advantage of the LVE222s performance to distribute low skew clocks across the backplane or the board. In a PECL environment series or Thevenin line terminations are typically used as they require no additional power supplies. All power supply pins must be connected. For more information on using PECL designers should refer to Application Note AN1406/D. For a SPICE model see Application Note A