onsemi DM74ALS163BN

Positive Edge Synchronous Up Through Hole Binary Counter IC 0C~70C 40MHz 4.5V~5.5V 20ns

Binary Counter, ALS Series, Synchronous, Positive Edge Triggered, 4-Bit, Up Direction, TTL, PDIP16

IC, 74ALS TTL, 74ALS163, DIP16, 5V; Logic Case Style:DIP; No. of Pins:16; Operating Temperature Range:0°C to +70°C; SVHC:No SVHC (20-Jun-2011); Base Number:74; Clock Frequency Max:40MHz; Count Max:16; Counter Measuring Functions:Synchronous Counter; IC Generic Number:74ALS163; IC Temperature Range:Commercial; Logic Function Number:163; Logic IC Base Number:74163; Logic IC Family:ALS; Logic IC Function:Presettable Synchronous 4bit Binary Counter; Reset; No. of Gates:1; No. of Inputs:4; Operating Temperature Max:70°C; Operating Temperature Min:0°C; Package / Case:DIP; Supply Voltage:5V; Supply Voltage Max:5.5V; Supply Voltage Min:4.5V; Termination Type:Through Hole

These synchronous presettable counters feature an inter-nal carry look ahead for application in high speed counting designs. The DM74ALS162B is a four-bit decade counter,while the DM74ALS161B and DM74ALS163B are four-bit binary counters. The DM74ALS161B clears asynchro-nously, while the DM74ALS162B and DM74ALS163B clear synchronously. The carry output is decoded to prevent spikes during normal counting mode of operation. Synchronous operation is provided by having all flip-flops clocked simultaneously so that outputs change coincident with each other when so instructed by count enable inputs and internal gating. This mode of operation eliminates the output counting spikes which are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four flip-flops on the rising (positive-going) edge of the clock input waveform. These counters are fully programmable, that is, the outputs may be preset to either level. As presetting is synchronous, setting up a low level at the load input disables the counterand causes the outputs to agree with set up data after the next clock pulse regardless of the levels of enable input.LOW-to-HIGH transitions at the load input are perfectly acceptable regardless of the logic levels on the clock or enable inputs. The DM74ALS161B clear function is asynchronous. A low level at the clear input sets all four of the flip-flop outputs LOW regardless of the levels of clock, load or enable inputs. These two counters are provided with a clear on power-up feature. The DM74ALS162B and DM74ALS163Bclear function is synchronous; and a low level at the clear input sets all four of the flip-flop outputs LOW after the next clock pulse, regardless of the levels of enable inputs. This synchronous clear allows the count length to be modified easily, as decoding the maximum count desired can be accomplished with one external NAND gate. The gate out-put is connected to the clear input to synchronously clear the counter to all low outputs. LOW-to-HIGH transitions at the clear input of the DM74ALS162B and DM74ALS163B are also permissible regardless of the levels of logic on the clock, enable or load inputs. The carry look ahead circuitry provides for cascading counters for n bit synchronous application without additional gating. Instrumental in accomplishing this functionare two count enable inputs (P and T) and a ripple carry output. Both count enable inputs must be HIGH to count. The T input is fed forward to enable the ripple carry output. The ripple carry output thus enabled will produce a high level output pulse with a duration approximately equal to the high level portion of QA output. This high level overflow ripple carry pulse can be used to enable successive cascaded stages. HIGH-to-LOW level transitions at the enable P or T inputs of the DM74ALS161B through DM74ALS163B may occur regardless of the logic level onthe clock. The DM74ALS161B through DM74ALS163B feature a fully independent clock circuit. changes made to control inputs (enable P or T, or load) that will modify the operating mode will have no effect until clocking occurs. The function of the counter (whether enabled, disabled, loading or counting)will be dictated solely by the conditions meeting the stable set-up and hold times.