价格与库存
| Distributor | SKU | Min | Pkg | |||||||||
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| Renesas | 9DB803DGLF | 188 | 1 | Tube | 8h | |||||||
| DigiKey | 800-2093-ND | 188 | 1 | Tube | ||||||||
| Future Electronics | 9DB803DGLF | 0 | 195 | Tube | ||||||||
| Avnet | 9DB803DGLF | 0 | 195 | 1d | ||||||||
| Mouser | 972-9DB803DGLF | 115 | 1 | Tube |
CAD 模型
引脚表
编号
类别
显示名称和功能
模型信息
| 来源 | Renesas |
|---|---|
| 发布日期 | Aug 15, 2025 |
| 符合 IPC 标准 | IPC-7351B |
| 风格指南修订 | 版本 1.0 - Nov 1, 2024 |
| 数据表来源 | 版本 N - Jul 10, 2013 |
验证
根据该零件的样式指南和数据表，三位独立的电子工程专家创建了：
- 3 个版本的符号和 2D 封装
- 1 个版本的 3D STEP 模型（STEP 格式 AP-214）
- 制造商调色板配置
所有创建的库文件都与图层映射无关，可轻松映射到设计中。
然后通过以下检查对创建的符号和封装进行比较：
符号
自动检查
- 零件编号
- 关键参数
- 包装代码
- 引脚名称/编号
- 引脚类型
手动检查
- 根据样式指南整理引脚
封装
自动检查
- IPC 标准
- 丝印间隙
- Courtyard 超额
- 包装外形
- 极性标记
- 焊盘尺寸和位置验证
3D STEP 模型
手动检查
- 尺寸验证
- 调色板合规性
- 格式合规性
- 将方向映射到 2D 封装
- 2D 封装位置验证
进行最终验证过程：
如果符号和封装匹配：零件已验证为 ECAD 就绪
如果符号和封装不匹配：高级电子工程师将审查所有差异，确保零件符合样式指南和数据表要求
备用零件
Price @ 1000
$ 2.924
$ 2.851
Stock
305,348
385,311
Authorized Distributors
5
6
Case/Package
TSSOP
TSSOP
Number of Pins
48
48
Number of Circuits
1
1
Logic Function
-
-
Max Frequency
400 MHz
400 MHz
Quiescent Current
-
-
Min Supply Voltage
3.135 V
3.135 V
Max Supply Voltage
3.465 V
3.465 V
供应链
Country of OriginTaiwan
Export Control Classification Number (ECCN) CodeEAR99
Harmonized Tariff Schedule (HTS) Code8540000000
Introduction Date2009-01-13
Lifecycle StatusProduction (Last Updated: 2 months ago)
Manufacturer Lifecycle StatusACTIVE (Last Updated: 2 months ago)
相关零件
Renesas9DB801CGLF
PLL Based Clock Driver, 9DB Series, 8 True Output(s), 0 Inverted Output(s), PDSO48
Renesas9FG108EGLFT
8-HCSL Differential Output 400 MHz 3.135 to 3.465 V Frequency Generator-TSSOP-48
Renesas9DB803DGILFT
PLL Based Clock Driver, 9DB Series, 8 True Output(s), 0 Inverted Output(s), PDSO48
InfineonCY2DP818ZXC-2
Low Skew Clock Driver, 2DP Series, 8 True Output(s), 0 Inverted Output(s), CMOS, PDSO38
InfineonCY2DP818ZXI-2
Low Skew Clock Driver, 2DP Series, 8 True Output(s), 0 Inverted Output(s), CMOS, PDSO38
描述
由其分销商提供的 Renesas 9DB803DGLF 的描述。
PLL Based Clock Driver, 9DB Series, 8 True Output(s), 0 Inverted Output(s), PDSO48
Zero Delay PLL Clock Generator Single 50MHz to 110MHz 48-Pin TSSOP Tube
8-output Differential Buffer for PCIe Gen2
Tin COMMERCIAL GULL WING Active (Main Purpose) IC e3 70C 0.05ns 400MHz
IC BUFFER 8OUTPUT DIFF 48TSSOP
制造商别名
Renesas 在全球拥有多个品牌，分销商可将其用作替代名称。Renesas 也可称为以下名称：
- Renesas Electronics
- Renesas Electronics America Inc
- Renesas Electronics America
- RENESA
- REN
- RENES
- RENESAS TECHNOLOGY CORP
- RENESAS TECHNOLOGY
- Renesas Electronics Corporation
- RENESAS ELECTRONICS CORP
- RENSAS
- RENASAS
- Renesas / Intersil
- RNS
- RENESAS-PB
- RENESASTEC
- RENESES
- Renesas Technology America
- Renesas Design Germany GmbH
- Renesas / IDT
- RENESASE
- RENESAS TECHNOLOGY HONG KONG
- Renesas Electronics Operations Services Limited
- RENEASAS
- RENESAS/M
技术规格
Physical
Case/PackageTSSOP
Contact PlatingTin
MSL1
MountSurface Mount
Number of Pins48
Number of Terminals48
Weight420.990418 mg
Technical
Part Family9DB803
InputHCSL
InterfaceSMBus
Max Frequency400 MHz
Max Input Voltage3.465 V
Max Operating Temperature70 °C
Max Output Frequency400 MHz
Max Supply Voltage3.465 V
Min Input Voltage3.135 V
Min Operating Temperature0 °C
Min Supply Voltage3.135 V
Nominal Supply Current200 mA
Number of Circuits1
Number of Elements1
Number of Outputs8
Operating Supply Current175 mA
Operating Supply Voltage3.3 V
Output TypeHCSL
Package Quantity0
Phase Jitter3.1 ps
PLLYes
Temperature GradeCommercial
Dimensions
Height1 mm
Height - Seated (Max)1.2 mm
Length12.5 mm
Pitch500 µm
Terminal Pitch500 µm
Thickness1 mm
Width6.1 mm
文档
下载 Renesas 9DB803DGLF 的数据表和制造商文档。
官方数据表12 年前