onsemi MC74ACT74DG

Name: onsemi MC74ACT74DG
Brand: onsemi
SKU: MC74ACT74DG

MC74ACT74DG Dual D Type Flip Flop IC, Complementary, 2 - 6 V, 14-PIN SOIC

$ 0.266

Production

制造商页面数据表

价格与库存

授权分销商

未经授权的库存分销商

非授权经销商

查看所有价格优惠

Distributor		SKU		Min	Pkg
Verical	8	MC74ACT74DG	3,280	59				0.173	0.157	0.131
Arrow Electronics	3	MC74ACT74DG	3,280	1		0.286	0.175	0.173	0.157	0.134
Rochester Electronics		MC74ACT74DG	19,969					0.325	0.270	0.240	17h
DigiKey		MC74ACT74DGOS-ND	142	1	Tube	0.610	0.431	0.356	0.297	0.268
Newark		MC74ACT74DG	0	825					0.318	0.253

数据表和文档

下载 onsemi MC74ACT74DG 的数据表和制造商文档。

官方数据表10 年前

库存历史记录

3 个月趋势:

-0.01%

CAD 模型

从我们值得信赖的合作伙伴处下载 onsemi MC74ACT74DG 符号、封装和 3D STEP 模型。

来源	eCAD	mCAD	文件
Component Search Engine	符号封装	3D	下载
SnapEDA	符号封装	3D	下载
Ultra Librarian	符号封装		下载

下载 CAD 模型时，合作伙伴网站将在新标签页中打开

从 Octopart 下载 CAD 模型，即表示您同意我们的条款和条件以及隐私政策。

备用零件

此零件

备用零件

onsemiMC74ACT74DG

onsemiMC74ACT74DR2G

Price @ 1000

$ 0.266

$ 0.137

Stock

189,669

620,476

Authorized Distributors

Case/Package

SOP

Number of Pins

Logic Function

AND, D-Type, Flip-Flop

Number of Elements

Number of Bits per Element

Propagation Delay

13 ns

Frequency

125 MHz

Clock Edge Trigger Type

Positive Edge

Min Supply Voltage

4.5 V

Max Supply Voltage

5.5 V

Quiescent Current

4 µA

供应链

Lifecycle StatusProduction (Last Updated: 5 years ago)

Manufacturer Lifecycle StatusACTIVE (Last Updated: 5 years ago)

描述

由其分销商提供的 onsemi MC74ACT74DG 的描述。

MC74ACT74DG DUAL D TYPE FLIP FLOP IC, COMPLEMENTARY, 2 - 6 V, 14-PIN SOIC

RS (Formerly Allied Electronics)

Flip Flop D-Type Pos-Edge 2-Element 14-Pin SOIC N Tube

Verical

Dual D-Type Flip Flop, 6Ns, Soic-14; Logic Family/Base Number:74Act74; Flip-Flop Type:D; Propagation Delay:9.5Ns; Frequency:160Mhz; Output Current:24Ma; Ic Case/Package:Soic; No. Of Pins:14Pins; Trigger Type:Positive Edge Rohs Compliant: Yes |Onsemi MC74ACT74DG

Newark

The MC74AC74/74ACT74 is a dual D-type flip-flop with Asynchronous Clear and Set inputs and complementary (Q Q) outputs. Information at the input is transferred to the outputs on the positive edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive-going pulse. After the Clock Pulse input threshold voltage has been passed the Data input is locked out and information present will not be transferred to the outputs until the next rising edge of the Clock Pulse input. Asynchronous Inputs: LOW input to SD (Set) sets Q to HIGH level LOW input to CD (Clear) sets Q to LOW level Clear and Set are independent of clock Simultaneous LOW on CD and SD makes both Q and Q HIGH

North Star Micro