onsemi MC74AC4040DG

Name: onsemi MC74AC4040DG
Brand: onsemi
SKU: MC74AC4040DG

74AC Series 140 mHz 24 mA 2 to 6 V 12-Stage Binary Ripple Counter - SOIC-16

$ 0.975

Obsolete

制造商页面数据表

价格与库存

授权分销商

未经授权的库存分销商

非授权经销商

查看所有价格优惠

Distributor		SKU		Min	Pkg
Avnet		MC74AC4040DG	1,008	878					0.770	0.731	1d
Verical	4	MC74AC4040DG	445	233					1.338	1.193
Arrow Electronics		MC74AC4040DG	48	1		0.881	0.881	0.881	0.881	0.881
Rochester Electronics		MC74AC4040DG	36,797					1.290	1.070	0.955	22h
DigiKey		MC74AC4040DGOS-ND	105	1	Tube	2.070	1.526	1.313	1.313	1.313

数据表和文档

下载 onsemi MC74AC4040DG 的数据表和制造商文档。

IHS

Datasheet7 页11 年前

onsemi

SHENGYU ELECTRONICS

TME

JRH Electronics

库存历史记录

3 个月趋势:

-0.15%

CAD 模型

从我们值得信赖的合作伙伴处下载 onsemi MC74AC4040DG 符号、封装和 3D STEP 模型。

来源	eCAD	mCAD	文件
Component Search Engine	符号封装	3D	下载
SnapEDA	符号封装		下载
Ultra Librarian	符号封装		下载

下载 CAD 模型时，合作伙伴网站将在新标签页中打开

从 Octopart 下载 CAD 模型，即表示您同意我们的条款和条件以及隐私政策。

备用零件

此零件

备用零件

onsemiMC74AC4040DG

onsemiMC74AC4040DR2G

Price @ 1000

$ 0.975

$ 0.322

Stock

306,936

212,356

Authorized Distributors

Case/Package

SOP

Number of Pins

Logic Function

Counter

Direction

Number of Elements

Number of Bits per Element

Reset

Asynchronous

Clock Edge Trigger Type

Negative Edge

Frequency

100 MHz

Min Supply Voltage

2 V

Max Supply Voltage

6 V

供应链

Lifecycle StatusObsolete (Last Updated: 6 days ago)

Manufacturer Lifecycle StatusOBSOLETE (Last Updated: 6 days ago)

描述

由其分销商提供的 onsemi MC74AC4040DG 的描述。

74AC Series 140 mHz 24 mA 2 to 6 V 12-Stage Binary Ripple Counter - SOIC-16

Future Electronics

MC74AC4040DG COUNTER FLIP FLOP IC, SINGLE ENDED, 2 - 6 V, 16-PIN SOIC

RS (Formerly Allied Electronics)

IC, LOGIC, 74AC, COUNTER; Logic Family / Base Number: 74AC4040; Counter Type: Binary Ripple; Clock Frequency: 140MHz; Count Maximum: 12; Logic Case Style: SOIC; No. ; Available until stocks are exhausted Alternative available

Farnell

The MC74AC4040 consists of 12 master-slave flip-flops. The output of each flip-flop feeds the next and the frequency at each output is half that of the preceding one. The state of the counter advances on the negative-going edge of the Clock input. Reset is asynchronous and active-high. State changes of the Q outputs do not occur simultaneously because of internal ripple delays. Therefore decoded output signals are subject to decoding spikes and may have to be gated with the Clock of the MC74AC4040 for some designs.

North Star Micro