onsemi 74VHC373MTCX

Name: onsemi 74VHC373MTCX
Brand: onsemi
SKU: 74VHC373MTCX

74VHC Series High Speed CMOS Octal D-Type Latch w/ 3-STATE Output - TSSOP-20

$ 0.373

Production

制造商页面数据表

价格与库存

授权分销商

未经授权的库存分销商

非授权经销商

查看所有价格优惠

Distributor		SKU		Min	Pkg
Avnet		74VHC373MTCX	37,500	5K						0.193	3d
Arrow Electronics	2	74VHC373MTCX	668	1		0.365	0.336	0.334	0.332	0.332
Verical		74VHC373MTCX	668	18				0.334	0.332	0.332
DigiKey	2	74VHC373MTCXCT-ND	2,380	1	Cut Tape	0.750	0.536	0.422	0.372	0.372
Flip Electronics		74VHC373MTCX	37,500								5d

数据表和文档

下载 onsemi 74VHC373MTCX 的数据表和制造商文档。

Fairchild Semiconductor

Datasheet9 页19 年前

Technical Drawing1 页18 年前

Master Electronics

onsemi

iiiC

DigiKey

库存历史记录

3 个月趋势:

-0.01%

CAD 模型

从我们值得信赖的合作伙伴处下载 onsemi 74VHC373MTCX 符号、封装和 3D STEP 模型。

来源	eCAD	mCAD	文件
EE Concierge	符号封装
Ultra Librarian	符号封装		下载

下载 CAD 模型时，合作伙伴网站将在新标签页中打开

从 Octopart 下载 CAD 模型，即表示您同意我们的条款和条件以及隐私政策。

备用零件

此零件

备用零件

onsemi74VHC373MTCX

onsemiMC74VHC373DTR2G

Price @ 1000

$ 0.373

$ 0.479

Stock

429,561

303,349

Authorized Distributors

Case/Package

TSSOP

Number of Pins

Logic Function

D-Type, Latch

Number of Elements

Number of Bits per Element

Propagation Delay

10.5 ns

Frequency

Clock Edge Trigger Type

Min Supply Voltage

2 V

Max Supply Voltage

5.5 V

Quiescent Current

4 µA

供应链

Export Control Classification Number (ECCN) CodeEAR99

Harmonized Tariff Schedule (HTS) Code8542.39.00.01

Introduction Date1995-01-01

Lifecycle StatusProduction (Last Updated: 5 years ago)

Manufacturer Lifecycle StatusACTIVE (Last Updated: 5 years ago)

描述

由其分销商提供的 onsemi 74VHC373MTCX 的描述。

74VHC Series High Speed CMOS Octal D-Type Latch w/ 3-STATE Output - TSSOP-20

Future Electronics

4¦ÌA 5ns 1 2V 5.5V 8mA D-Type Latch VHC 1 8mA TSSOP-20 , 6.5mm*4.4mm*900¦Ìm

UnikeyIC

74VHC373 Tape & Reel (TR) AHC/VHC 74VHC latch circuit 8mA 8mA 17ns 191mg -40C~85C

Fly-Wing Technology

The VHC373 is an advanced high speed CMOS octal D-type latch with 3-STATE output fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. This 8-bit D-type latch is controlled by a latch enable input (LE) and an output enable input (OE#). The latches appear transparent to data when latch enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is LATCHED. When the OE# input is HIGH, the eight outputs are in a high impedance state. An input protection circuit ensures that 0V to 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery back up. This circuit prevents device destruction due to mismatched supply and input voltages.

Fairchild Semiconductor