onsemi 74LVX273MTCX

Name: onsemi 74LVX273MTCX
Brand: onsemi
SKU: 74LVX273MTCX

74LVX Series 3.6 V Surface Mount Low Voltage Octal D-Type Flip-Flop -TSSOP-20

$ 0.4

Production

制造商页面数据表

价格与库存

授权分销商

未经授权的库存分销商

非授权经销商

查看所有价格优惠

Distributor		SKU		Min	Pkg
Verical		74LVX273MTCX	1,496	808					0.428	0.382
Rochester Electronics		74LVX273MTCX	1,892					0.413	0.343	0.305	10h
DigiKey	2	74LVX273MTCXCT-ND	1,879	1	Cut Tape	0.750	0.536	0.422	0.372	0.372
Onlinecomponents.com		74LVX273MTCX	0	625	Bulk				0.486	0.333
Master Electronics		74LVX273MTCX	0	625					0.486	0.333

数据表和文档

下载 onsemi 74LVX273MTCX 的数据表和制造商文档。

Master Electronics

Datasheet0 页0 年前

Upverter

IHS

Fairchild Semiconductor

onsemi

库存历史记录

3 个月趋势:

-31.50%

CAD 模型

从我们值得信赖的合作伙伴处下载 onsemi 74LVX273MTCX 符号、封装和 3D STEP 模型。

来源	eCAD	mCAD	文件
EE Concierge	符号封装
Ultra Librarian	符号封装		下载

下载 CAD 模型时，合作伙伴网站将在新标签页中打开

从 Octopart 下载 CAD 模型，即表示您同意我们的条款和条件以及隐私政策。

备用零件

此零件

备用零件

onsemi74LVX273MTCX

Texas InstrumentsSN74LV273APWR

Price @ 1000

$ 0.4

$ 0.271

Stock

135,548

1,591,452

Authorized Distributors

Case/Package

TSSOP

Number of Pins

Logic Function

D-Type, Flip-Flop

Number of Elements

Number of Bits per Element

Propagation Delay

16.5 ns

6.2 ns

Frequency

50 MHz

160 MHz

Clock Edge Trigger Type

Positive Edge

Min Supply Voltage

2 V

Max Supply Voltage

3.6 V

5.5 V

Quiescent Current

4 µA

供应链

Country of OriginMainland China, Malaysia, Philippines

Harmonized Tariff Schedule (HTS) Code8542.39.00.60

Introduction Date1997-07-01

Lifecycle StatusProduction (Last Updated: 5 years ago)

Manufacturer Lifecycle StatusACTIVE (Last Updated: 5 years ago)

描述

由其分销商提供的 onsemi 74LVX273MTCX 的描述。

74LVX Series 3.6 V Surface Mount Low Voltage Octal D-Type Flip-Flop -TSSOP-20

Future Electronics

Flip Flop D-Type Bus Interface Pos-Edge 1-Element 20-Pin TSSOP T/R

Verical

Tape & Reel (TR) 74LVX273 e4 74LVX flip flop 6.5mm 2V 14.5ns @ 3.3V 50pF 90MHz

Fly-Wing Technology

The LVX273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) and Master Reset (MR#) input load and reset (clear) all flip-flops simultaneously. The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's Q output. All outputs will be forced LOW independently of Clock or Data inputs by a LOW voltage level on the MR# input. The device is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements. The inputs tolerate up to 7V allowing interface of 5V systems to 3V systems.

Fairchild Semiconductor