onsemi 74LVT373WMX

Name: onsemi 74LVT373WMX
Brand: onsemi
SKU: 74LVT373WMX

1.5ns 1 2.7V 3.6V 64mA D-Type Transparent Latch LVT 1 32mA SOIC-20 , 13mm*7.6mm*2.35mm

$ 0.253

Obsolete

制造商页面数据表

价格与库存

授权分销商

未经授权的库存分销商

非授权经销商

查看所有价格优惠

Distributor		SKU		Min
Verical	8	74LVT373WMX	256	23			0.253	0.253	0.253
Arrow Electronics		74LVT373WMX	256	1	0.253	0.253	0.253	0.253	0.253
Rochester Electronics	2	74LVT373WMX	93,022				0.533	0.443	0.395	17h
Flip Electronics		74LVT373WMX	18,000							6d
Avnet		74LVT373WMX	0	2500					0.260	19h

数据表和文档

下载 onsemi 74LVT373WMX 的数据表和制造商文档。

IHS

Datasheet0 页0 年前

Datasheet10 页27 年前

onsemi

Augswan

Fairchild Semiconductor

DigiKey

库存历史记录

3 个月趋势:

-14.29%

CAD 模型

从我们值得信赖的合作伙伴处下载 onsemi 74LVT373WMX 符号、封装和 3D STEP 模型。

来源	eCAD	mCAD	文件
Ultra Librarian	符号封装		下载

下载 CAD 模型时，合作伙伴网站将在新标签页中打开

从 Octopart 下载 CAD 模型，即表示您同意我们的条款和条件以及隐私政策。

备用零件

此零件

备用零件

onsemi74LVT373WMX

Texas InstrumentsSN74LVTH373DWR

Price @ 1000

$ 0.253

$ 0.404

Stock

380,162

552,205

Authorized Distributors

Case/Package

SOP

SOIC

Number of Pins

Logic Function

D-Type, Latch

Number of Elements

Number of Bits per Element

Propagation Delay

4.5 ns

5.9 ns

Frequency

Clock Edge Trigger Type

Min Supply Voltage

2.7 V

Max Supply Voltage

3.6 V

Quiescent Current

供应链

Country of OriginTaiwan

Harmonized Tariff Schedule (HTS) Code8542.39.00.60

Introduction Date1997-07-01

Lifecycle StatusObsolete (Last Updated: 3 days ago)

LTB Date2022-01-08

LTD Date2022-07-08

Manufacturer Lifecycle StatusOBSOLETE (Last Updated: 3 days ago)

描述

由其分销商提供的 onsemi 74LVT373WMX 的描述。

1.5ns 1 2.7V 3.6V 64mA D-Type Transparent Latch LVT 1 32mA SOIC-20 , 13mm*7.6mm*2.35mm

Unikeyic (ICkey)

74LVT373 Tape & Reel (TR) LVT 74LVT latch circuit 32mA 64mA 4.5ns 801mg -40C~85C

Fly-Wing Technology

Low Voltage Octal Transparent Latch with 3-STATE Outputs

onsemi

The LVT373 and LVTH373 consist of eight latches with 3-STATE outputs for bus organized system applications. The latches appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data satisfying the input timing requirements is latched. Data appears on the bus when the Output Enable (OE#) is LOW. When OE# is HIGH, the bus output is in a high impedance state. The LVTH373 data inputs include bushold, eliminating the need for external pull-up resistors to hold unused inputs. These octal latches are designed for low-voltage (3.3V) VCC applications, but with the capability to provide a TTL interface to a 5V environment. The LVT373 and LVTH373 are fabricated with an advanced BiCMOS technology to achieve high speed operation similar to 5V ABT while maintaining low power dissipation.

Fairchild Semiconductor