onsemi 74LVT16373MTDX

Name: onsemi 74LVT16373MTDX
Brand: onsemi
SKU: 74LVT16373MTDX

Latch, 74LVT16373, Transparent, Tri State Non Inverted, 3.8 ns, 64 mA, 48 Pins, TSSOP

$ 2

EOL

制造商页面数据表

价格与库存

授权分销商

未经授权的库存分销商

非授权经销商

查看所有价格优惠

Distributor		SKU		Min	Pkg
Verical	3	74LVT16373MTDX	969	164					2.063	1.938
Rochester Electronics		74LVT16373MTDX	3,292					1.840	1.650	1.550	24m
Farnell		74LVT16373MTDX	0	1K	Tape & Reel				2.016*	2.016*	1h
Mouser		512-74LVT16373MTDX	190	1	Tape & Reel	5.410	3.580	2.770	2.000	1.930
Component Search	2	74LVT16373MTDX	1,929			3.000	2.030	1.500	1.330	1.330	1h

数据表和文档

下载 onsemi 74LVT16373MTDX 的数据表和制造商文档。

IHS

Datasheet0 页0 年前

Datasheet8 页20 年前

onsemi

Fairchild Semiconductor

库存历史记录

3 个月趋势:

-13.00%

CAD 模型

从我们值得信赖的合作伙伴处下载 onsemi 74LVT16373MTDX 符号、封装和 3D STEP 模型。

来源	eCAD	mCAD	文件
Ultra Librarian	符号封装		下载

下载 CAD 模型时，合作伙伴网站将在新标签页中打开

从 Octopart 下载 CAD 模型，即表示您同意我们的条款和条件以及隐私政策。

备用零件

此零件

备用零件

onsemi74LVT16373MTDX

Nexperia74LVT16373ADGG,118

Price @ 1000

$ 2

$ 0.662

Stock

118,471

238,295

Authorized Distributors

Case/Package

TSSOP

Number of Pins

Logic Function

D-Type, Latch

Number of Elements

Number of Bits per Element

Propagation Delay

3.9 ns

4.5 ns

Frequency

Clock Edge Trigger Type

Min Supply Voltage

2.7 V

Max Supply Voltage

3.6 V

Quiescent Current

供应链

Country of OriginPhilippines

Harmonized Tariff Schedule (HTS) Code8542.39.00.60

Introduction Date1997-07-01

Lifecycle StatusEOL (Last Updated: 4 days ago)

LTB Date2024-06-30

LTD Date2024-12-31

Manufacturer Lifecycle StatusLAST SHIPMENTS (Last Updated: 4 days ago)

描述

由其分销商提供的 onsemi 74LVT16373MTDX 的描述。

Latch, 74LVT16373, Transparent, Tri State Non Inverted, 3.8 ns, 64 mA, 48 Pins, TSSOP

Avnet

Low Voltage 16-Bit Transparent Latch with 3-STATE Outputs

onsemi

Latch Transparent 3-ST 16-CH D-Type 48-Pin TSSOP W T/R

Verical

The LVT16373 and LVTH16373 contain sixteen non-inverting latches with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. The flip-flops appear transparent to the data when the Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Output Enable (OE#) is LOW. When OE# is HIGH, the outputs are in a high impedance state. The LVTH16373 data inputs include bushold, eliminating the need for external pull-up resistors to hold unused inputs. These latches are designed for low-voltage (3.3V) VCC applications, but with the capability to provide a TTL interface to a 5V environment. The LVT16373 and LVTH16373 are fabricated with an advanced BiCMOS technology to achieve high speed operation similar to 5V ABT while maintaining a low power dissipation.

Fairchild Semiconductor