Texas Instruments CDC509

the cdc509 is a high-performance low-skew low-jitter phase-lock loop (pll) clock driver. it uses a pll to precisely align in both frequency and phase the feedback (fbout) output to the clock (clk) input signal. it is specifically designed for use with synchronous drams. the cdc509 operates at 3.3-v vcc and is designed to drive up to five clock loads per output. one bank of five outputs and one bank of four outputs provide nine low-skew low-jitter copies of clk. output signal duty cycles are adjusted to 50 percent independent of the duty cycle at clk. each bank of outputs can be enabled or disabled separately via the control (1g and 2g) inputs. when the g inputs are high the outputs switch in phase and frequency with clk; when the g inputs are low the outputs are disabled to the logic-low state. view all in datasheet