The MC10EP/100EP142 is a 9-bit shift register designed with byte-parity applications in mind. The E142 performs serial/parallel in and serial/parallel out shifting in one direction. The nine inputs D0 - D8 accept parallel input data while S-IN accepts serial input data. The Qn outputs do not need to be terminated for the shift operation to function. To minimize noise and power any Q output not used should be left unterminated. The SEL (Select) input pin is used to switch between the two modes of operation - SHIFT and LOAD. The shift direction is from bit 0 to bit 8. Input data is accepted by the registers a set-up time before the positive going edge of CLK0 or CLK1; shifting is also accomplished on the positive clock edge. A HIGH on the Master Reset pin (MR) asynchronously resets all the resisters to zero. The 100 Series contains temperature compensation.