The MC10E/100E151 contains 6 D-type edge-triggered master-slave flip-flops with differential outputs. Data enters the master when both CLK1 and CLK2 are LOW and is transferred to the slave when CLK1 or CLK2 (or both) go HIGH. The asynchronous Master Reset (MR) makes all Q outputs go LOW. The 100 Series contains temperature compensation.