Texas Instruments SN74V283-7PZA

FIFO Mem Sync Dual Depth/Width Uni-Dir 32K x 18/64K x 9 80-Pin LQFP

価格と在庫

データシート & ドキュメント

Texas Instruments SN74V283-7PZAのデータシートとメーカー資料をダウンロードする。

Texas Instruments

Datasheet52ページ16年前
Datasheet52ページ18年前
Technical Drawing2ページ20年前
Datasheet21ページ27年前

DigiKey

CADモデル

製造元 Texas Instruments SN74V283-7PZA のシンボル、フットプリント、3D STEPモデルを信頼できるパートナーからダウンロードする

ソースeCADmCADファイル
SnapEDA
フットプリント
ダウンロード
Ultra Librarian
シンボルフットプリント
ダウンロード
CADモデルをダウンロードする際に、パートナーサイトが新しいタブで開きます。
OctopartからCADモデルをダウンロードすることにより、お客様は弊社の利用規約プライバシーポリシーに同意したものとみなされます。

代替部品

Price @ 1000
$ 59.14
Stock
50,890
83,425
Authorized Distributors
0
1
Case/Package
LQFP
LQFP
Number of Pins
80
80
Memory Size
72 kB
72 kB
Access Time
5 ns
5 ns
Frequency
133 MHz
133 MHz
Bus Directional
Unidirectional
Unidirectional
Programmable Flags Support
Yes
Yes
Retransmit Capability
Yes
Yes
FWFT Support
Yes
Yes
Min Supply Voltage
3.15 V
3.15 V
Max Supply Voltage
3.45 V
3.45 V

説明

Texas Instruments SN74V283-7PZAの詳細は販売業者から提供されます。

FIFO Mem Sync Dual Depth/Width Uni-Dir 32K x 18/64K x 9 80-Pin LQFP
32768 x 18 Synchronous FIFO Memory 80-LQFP 0 to 70
FIFO Logic IC; Frequency Max:166MHz; Supply Voltage Min:3.15V; Supply Voltage Max:3.45V; Package/Case:80-LQFP; No. of Pins:80; Operating Temperature Range:0°C to +70°C; Peak Reflow Compatible (260 C):No ;RoHS Compliant: Yes
The SN74V263, SN74V273, SN74V283, and SN74V293 are exceptionally deep, high-speed, CMOS first-in first-out (FIFO) memories with clocked read and write controls and a flexible bus-matching *9/*18 data flow. There is flexible *9/*18 bus matching on both read and write ports. The period required by the retransmit operation is fixed and short. The first-word data-latency period, from the time the first word is written to an empty FIFO to the time it can beread, is fixed and short. These FIFOs are particularly appropriate for network, video, telecommunications, data communications, andother applications that need to buffer large amounts of data and match buses of unequal sizes. Each FIFO has a data input port (Dn) and a data output port (Qn), both of which can assume either an 18-bitor 9-bit width, as determined by the state of external control pins' input width (IW) and output width (OW) during the master-reset cycle. The input port is controlled by write-clock (WCLK) and write-enable (WEN) inputs. Data is written into the FIFO on every rising edge of WCLK when WEN is asserted. The output port is controlled by read-clock (RCLK) and read-enable (REN) inputs. Data is read from the FIFO on every rising edge of RCLK when REN is asserted. An output-enable (OE) input is provided for 3-state control of the outputs. Copyright (C) 2003, Texas Instruments Incorporated Production DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

メーカーの別名

Texas Instrumentsは世界中でいくつかのブランドを持っており、販売業者が代替名として使用するかもしれません。 Texas Instruments は以下の名前でも知られているかもしれません:

  • TI
  • TEXAS
  • TEXAS INST
  • TEXAS INSTR
  • TEXAS INSTRUMENT
  • TEXAS INSTRUMENTS INC
  • TEXAS INS
  • TEXAS INSTRU
  • TEXAS INSTRUMEN
  • TI/NS
  • TEX
  • Texas Instruments (TI)
  • TEXASIN
  • TEXAS INSTRUMENTS INCORPORATED
  • TEXINS
  • TEXAS INTRUMENTS
  • TEAXS
  • TEXASI
  • TEXAS INSTRUM
  • TI Texas Instruments
  • TEXAS USD
  • TEXAS INSRUMENTS
  • TEXAS INSRUMENT
  • TEXAS INSTUMENTS
  • TI-ROHS
  • Texas Instr.
  • Texas Instruments Inc.