Texas Instruments SN74V263-6PZA

ACTIVE (Last Updated: 1week ago) 74V263 Depth Width Tray fifo memory 166MHz 35mA 0.65mm 6ns
$ 27.69
Production

数据表和文档

下载 Texas Instruments SN74V263-6PZA 的数据表和制造商文档。

Texas Instruments

Official datasheet0 页0 年前
Datasheet52 页18 年前
Technical Drawing2 页20 年前
Datasheet21 页27 年前

Upverter

Arrow Electronics

DigiKey

库存历史记录

3 个月趋势:
-0.52%

CAD 模型

从我们值得信赖的合作伙伴处下载 Texas Instruments SN74V263-6PZA 符号、封装和 3D STEP 模型。

来源eCADmCAD文件
EE Concierge
符号封装
Ultra Librarian
符号封装
下载
下载 CAD 模型时,合作伙伴网站将在新标签页中打开
从 Octopart 下载 CAD 模型,即表示您同意我们的条款和条件以及隐私政策

供应链

Lifecycle StatusProduction (Last Updated: 1 week ago)
Manufacturer Lifecycle StatusACTIVE (Last Updated: 1 week ago)

相关零件

Texas InstrumentsSN74V263PZAEP
Enhanced Product 8192 X 18 Synchronous Fifo Memory 80-LQFP -55 to 125
Texas InstrumentsSN74V283-6PZA
ACTIVE (Last Updated: 1week ago) 74V283 Depth Width Tray fifo memory 166MHz 35mA 0.65mm 6ns
Texas InstrumentsSN74V273-7PZA
FIFO Mem Sync Dual Depth/Width Uni-Dir 16K x 18/32K x 9 80-Pin LQFP Tray
10ns 8Kx18 55mA 3V~3.6V 66.7MHz TQFP-64(10x10) FIFO Memory ROHS
4Kx18 6.5ns 30mA 3V~3.6V 100MHz TQFP-64(10x10) FIFO Memory ROHS
QUAD COMMERCIAL PARALLEL Tin (Function) FIFO 0C 3.6V 2.3kB 10ns

描述

由其分销商提供的 Texas Instruments SN74V263-6PZA 的描述。

ACTIVE (Last Updated: 1week ago) 74V263 Depth Width Tray fifo memory 166MHz 35mA 0.65mm 6ns
FIFO Mem Sync Dual Depth/Width Uni-Dir 8K x 18/16K x 9 80-Pin LQFP Tray
8192 x 18 Synchronous FIFO Memory 80-LQFP 0 to 70
FIFO Logic IC; Frequency Max:166MHz; Supply Voltage Min:3.15V; Supply Voltage Max:3.45V; Package/Case:80-LQFP; No. of Pins:80; Operating Temperature Range:0°C to +70°C; Peak Reflow Compatible (260 C):No ;RoHS Compliant: Yes
The SN74V263, SN74V273, SN74V283, and SN74V293 are exceptionally deep, high-speed, CMOS first-in first-out (FIFO) memories with clocked read and write controls and a flexible bus-matching *9/*18 data flow. There is flexible *9/*18 bus matching on both read and write ports. The period required by the retransmit operation is fixed and short. The first-word data-latency period, from the time the first word is written to an empty FIFO to the time it can beread, is fixed and short. These FIFOs are particularly appropriate for network, video, telecommunications, data communications, andother applications that need to buffer large amounts of data and match buses of unequal sizes. Each FIFO has a data input port (Dn) and a data output port (Qn), both of which can assume either an 18-bitor 9-bit width, as determined by the state of external control pins' input width (IW) and output width (OW) during the master-reset cycle. The input port is controlled by write-clock (WCLK) and write-enable (WEN) inputs. Data is written into the FIFO on every rising edge of WCLK when WEN is asserted. The output port is controlled by read-clock (RCLK) and read-enable (REN) inputs. Data is read from the FIFO on every rising edge of RCLK when REN is asserted. An output-enable (OE) input is provided for 3-state control of the outputs. Copyright (C) 2003, Texas Instruments Incorporated Production DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

制造商别名

Texas Instruments 在全球拥有多个品牌,分销商可将其用作替代名称。Texas Instruments 也可称为以下名称:

  • TI
  • TEXAS
  • TEXAS INST
  • TEXAS INSTR
  • TEXAS INSTRUMENT
  • TEXAS INSTRUMENTS INC
  • TEXAS INS
  • TEXAS INSTRU
  • TEXAS INSTRUMEN
  • TI/NS
  • TEX
  • Texas Instruments (TI)
  • TEXASIN
  • TEXAS INSTRUMENTS INCORPORATED
  • TEXINS
  • TEXAS INTRUMENTS
  • TEAXS
  • TEXASI
  • TEXAS INSTRUM
  • TI Texas Instruments
  • TEXAS USD
  • TEXAS INSRUMENTS
  • TEXAS INSRUMENT
  • TEXAS INSTUMENTS
  • TI-ROHS
  • Texas Instr.
  • Texas Instruments Inc.