Texas Instruments CDCLVP111

the cdclvp111 clock driver distributes one differential clock pair of lvpecl input (clk0 clk1) to ten pairs of differential lvpecl clock (q0 q9) outputs with minimum skew for clock distribution. the cdclvp111 can accept two clock sources into an input multiplexer. the cdclvp111 is specifically designed for driving 50- transmission lines. when an output pin is not used leaving it open is recommended to reduce power consumption. if only one of the output pins from a differential pair is used the other output pin must be identically terminated to 50 . the vbb reference voltage output is used if single-ended input operation is required. in this case the vbb pin should be connected to clk0 and bypassed to gnd via a 10-nf capacitor. view all in datasheet