onsemi 74LCX74SJX

Name: onsemi 74LCX74SJX
Brand: onsemi
SKU: 74LCX74SJX

Low Voltage Dual D-Type Positive Edge-Triggered Flip-Flop with 5V Tolerant Inputs

$ 0.208

Obsolete

制造商页面数据表

价格与库存

授权分销商

未经授权的库存分销商

非授权经销商

查看所有价格优惠

Distributor		SKU		Min	Pkg
Verical	6	74LCX74SJX	53,178	1441						0.232
Rochester Electronics		74LCX74SJX	103,950					0.251	0.208	0.186	8h
Worldway Electronics		74LCX74SJX	19,836	7	Tape & Reel		0.066	0.064	0.060	0.060	1d
Hi-Tech Circuit Group Ltd.		74LCX74SJX	103,950					0.140	0.139	0.139	2d
AAA CHIPS		74LCX74SJX	103,135			0.194	0.194	0.194	0.194	0.194	3d

数据表和文档

下载 onsemi 74LCX74SJX 的数据表和制造商文档。

IHS

Datasheet0 页0 年前

onsemi

Fairchild Semiconductor

Augswan

DigiKey

库存历史记录

3 个月趋势:

+0.00%

CAD 模型

从我们值得信赖的合作伙伴处下载 onsemi 74LCX74SJX 符号、封装和 3D STEP 模型。

来源	eCAD	mCAD	文件
Ultra Librarian	符号封装		下载

下载 CAD 模型时，合作伙伴网站将在新标签页中打开

从 Octopart 下载 CAD 模型，即表示您同意我们的条款和条件以及隐私政策。

供应链

Export Control Classification Number (ECCN) CodeEAR99

Harmonized Tariff Schedule (HTS) Code8542.39.00.01

Introduction Date1997-01-01

Lifecycle StatusObsolete (Last Updated: 4 months ago)

LTB Date2013-06-10

LTD Date2013-12-10

描述

由其分销商提供的 onsemi 74LCX74SJX 的描述。

Low Voltage Dual D-Type Positive Edge-Triggered Flip-Flop with 5V Tolerant Inputs

onsemi

Lead Free Set(Preset) and Reset D-Type CMOS Flip Flop -40C~85C TA 10muA 7pF 2V~3.6V

Fly-Wing Technology

D Flip-Flop, LVC/LCX/Z Series, 2-Func, Positive Edge Triggered, 1-Bit, Complementary Output, CMOS, PDSO14

IHS

TAPE REEL / EOL 3V DUAL D-TYPE FF 5V TOL INP

Newark

The LCX74 is a dual D-type flip-flop with Asynchronous Clear and Set inputs and complementary (Q, Q#) outputs. Information at the input is transferred to the outputs on the positive edge of the clock pulse. After the Clock Pulse input threshold voltage has been passed, the Data input is locked out and information present will not be transferred to the outputs until the next rising edge of the Clock Pulse input. Asynchronous Inputs: LOW input to S#D (Set) sets Q to HIGH level LOW input to C#D (Clear) sets Q to LOW level Clear and Set are independent of clock Simultaneous LOW on C#D and S#D makes both Q and Q# HIGH

Fairchild Semiconductor