Texas Instruments TPIC6259

this power logic 8-bit addressable latch controls open-dra dmos transistor outputs and is designed for general-purpose storage applications digital systems. specific uses clude work g registers serial-hold g registers and decoders or demultiplexers. this is a multi-functional device capable of stor g s gle-l e data eight addressable latches with 3-to-8 decod g or demultiplex g mode active-low dmos outputs. four dist ct modes of operation are selectable by controll g the clear (clr\) and enable (g\) puts as enumerated the function table. the addressable-latch mode data at the data- (d) term al is written to the addressed latch. the addressed dmos transistor output verts the data put with all unaddressed dmos-transistor outputs rema g their previous states.

This power logic 8-bit addressable latch controls open-drain DMOS transistor outputs and is designed for general-purpose storage applications in digital systems. Specific uses include working registers, serial-holding registers, and decoders or demultiplexers. This is a multi-functional device capable of storing single-line data in eight addressable latches with 3-to-8 decoding or demultiplexing mode active-low DMOS outputs. Four distinct modes of operation are selectable by controlling the clear (CLR\) and enable (G\) inputs as enumerated in the function table. In the addressable-latch mode, data at the data-in (D) terminal is written into the addressed latch. The addressed DMOS transistor output inverts the data input with all unaddressed DMOS-transistor outputs remaining in their previous states. In the memory mode, all DMOS-transistor outputs remain in their previous states and are unaffected by the data or address inputs. To eliminate the possibility of entering erroneous data in the latch, enable G\ should be held high (inactive) while the address lines are changing. In the 3-to-8 decoding or demultiplexing mode, the addressed output is inverted with respect to the D input and all other outputs are high. In the clear mode, all outputs are high and unaffected by the address and data inputs. Separate power and logic level ground pins are provided to facilitate maximum system flexibility. Pins 1, 10, 11, and 20 are internally connected, and each pin must be externally connected to the power system ground in order to minimize parasitic inductance. A single-point connection between pin 9, logic ground (LGND), and pins 1, 10, 11, and 20, power ground (PGND) must be externally made in a manner that reduces crosstalk between the logic and load circuits. The TPIC6259 is characterized for operation over the operating case temperature range of -40C to 125C.