Texas Instruments SN74LS646

these devices consist of bus transceiver circuits with 3-state or open-collector outputs d-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. data on the a or b bus will be clocked into the registers on the low-to-high transition of the appropriate clock pin (cab or cba). the following examples demonstrate the four fundamental bus-management functions that can be performed with the octal bus transceivers and registers. enable (g\) and direction (dir) pins are provided to control the transceiver functions. in the transceiver mode data present at the high-impedance port may be stored in either register or in both. view all in datasheet