Texas Instruments SN74ALVCH374N

Flip Flop D-Type Bus Interface Pos-Edge 3-ST 1-Element 20-Pin PDIP Tube

Positive edge 10μA 3.6ns@ 3.3V,50pF Non-inverting Tristate，Non-inverting 1 1.65V 3.6V 24mA Standard 74AL Single ended 5pF 24mA 150MHz PDIP-20 Through hole mounting 24.33mm*6.35mm*4.57mm

This octal edge-triggered D-type flip-flop is designed for 1.65-V to 3.6-V VCC operation. The SN74ALVCH374 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels at the data (D) inputs. A buffered output-enable (OE)\ input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components. OE\ does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state. To ensure the high-impedance state during power up or power down, OE\ should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.