onsemi GTLP16612MEA

Registered Bus Transceiver, GTLP Series, 1-Func, 18-Bit, True Output, CMOS, PDSO56

CMOS 18-Bit TTL/GTLP Universal Bus Transceiver

Bus XCVR Single 18-CH 3-ST/Open Drain 56-Pin SSOP Rail

GULL WING Surface Mount RoHS Compliant DUAL Universal Bus Transceiver -40C~85C 32mA 32mA 3.15V~3.45V 2.74mm

The GTLP16612 is an 18-bit universal bus transceiver which provides TTL to GTLP signal level translation. The device is designed to provide a high speed interface between cards operating at TTL logic levels and a backplane operating at GTLP logic levels. High speed backplane operation is a direct result of GTLP's reduced output swing (<1 V), reduced input threshold levels and output edge rate control which minimizes signal settling times. GTLP is a Fairchild Semiconductor derivative of the Gunning Transceiver Logic (GTL) JEDEC standard JESD8-3. Fairchild's GTLP has internal edge-rate control and is Process, Voltage, and Temperature (PVT) compensated. Its function is similar to BTL or GTL but with different driver output levels and receiver threshold. GTLP output low voltage is typically less than 0.5V, the output high is 1.5 V and the receiver threshold is 1.0 V.