サプライチェーン
Harmonized Tariff Schedule (HTS) Code8542.31.00.55
Introduction Date1991-11-01
Lifecycle StatusObsolete (Last Updated: 6 months ago)
関連部品
Lattice SemiconductorISPLSI2032VE-110LT48
CPLD ispLSI® 2000VE Family 1K Gates 32 Macro Cells 111MHz 3.3V 48-Pin TQFP
Lattice SemiconductorISPLSI 2064VE-280LT100
EE PLD, 5.5 ns, 64-Cell, CMOS, 14 X 14 MM, 0.50 MM PITCH, TQFP-100
Lattice SemiconductorISPLSI 2032VE-300LTN48
CPLD ispLSI® 2000VE Family 1K Gates 32 Macro Cells 300MHz 3.3V 48-Pin TQFP
説明
Intel / Altera EPM7512AETC144-10の詳細は販売業者から提供されます。
CPLD MAX 7000A Family 10K Gates 512 Macro Cells 125MHz CMOS Technology 3.3V 144-Pin TQFP
EE PLD, 10 ns, 512-Cell, CMOS, LFQFP, QFP144,.87SQ,20
IC MAX 7000 CPLD 512 144TQFP
IC CPLD 512MC 10NS 144TQFP
EE PLD, 10ns, 512-Cell, CMOS, PQFP144
メーカーの別名
Intel / Alteraは世界中でいくつかのブランドを持っており、販売業者が代替名として使用するかもしれません。 Intel / Altera は以下の名前でも知られているかもしれません：
- Altera (Intel)
- Altera (Intel Programmable Solutions Group)
- Intel FPGAs/Altera
- ALTERA CORP
- Intel Corporation
- IntelProgrammable Solutions Group
- Intel / Alte
- INTEL CORP
- ALTERA CORPORATION
- ALTERAINERNATIONALLIMITED
技術仕様
Physical
Case/PackageLFQFP
MountSurface Mount
Number of Pins44
Number of Terminals144
Technical
Frequency125 MHz
Max Frequency87 MHz
Max Operating Temperature70 °C
Max Supply Voltage3.6 V
Memory TypeEEPROM
Min Operating Temperature0 °C
Min Supply Voltage3 V
Number of Gates10000
Number of I/Os120
Number of Inputs124
Number of Logic Blocks (LABs)32
Number of Logic Elements/Cells32
Number of Macrocells512
Number of Outputs120
Number of Programmable I/O36
Operating Supply Voltage3.3 V
Propagation Delay10 ns
Temperature GradeCommercial
Turn-On Delay Time10 ns
Dimensions
Height - Seated (Max)1.6 mm
Length20 mm
Terminal Pitch500 µm
Width20 mm