Win Source クロックとタイミング

Input Mux - 2: 1 Differential, 1.8 V, Clock / Data Fanout Buffer - 1: 6 CML, 1.2 V / 1.8 V

Clock / Data CML Fanout Buffer, 1: 4 Differential, 1.8 V / 2.5 V / 3.3 V, 8 GHz, 14 Gbps, with Selectable Input...

Divide-by-3 and 5 LVPECL Clock Divider with Internal Termination and FSI (3.2GHz

Clock Buffer, Fanout, 1.5 GHz to 20 Outputs, 3 V to 3.6 V, 64 Pins, TQFP-EP

2.5 V / 3.3 V 1: 4 Differential Input to LVDS Fanout Buffer / Translator

Clock Generator, 3 Outputs, 2.97 V to 3.63 V, 16 Pins, SOIC

Microchip MCP795W22-I/SL; Real Time Clock; 64B RAM Serial; 14-Pin SOIC

SY100EL16V Series 5 / 3.3 V Surface Mount Differential Receiver - MSOP -8

Rtc IC, Yy-mm-dd-dw, Hh: Mm: Ss: 12HR / 24HR, I2C, 1.8 V to 5.5 V, 8 Pins, MSOP

Clock Buffer, Fanout, 1.5 GHz to 5 Outputs, 2.375 V to 2.625 V, 32 Pins, QFN-EP